

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/026,466	12/27/2001	Shigeo Nishitoba	01USFP707-R.M.	7791
75	90 10/07/2002			
McGinn & Gibb, PLLC Suite 200 8321 Old Courthouse Road Vienna, VA 22182-3817			EXAMINER	
			NGUYEN, LONG T	
Vicinia, VA 22	1102-3017		ART UNIT	PAPER NUMBER
			2816	
			DATE MAILED: 10/07/2002	

Please find below and/or attached an Office communication concerning this application or proceeding.

. ,		Application No.	Applicant(s)			
		10/026,466	NISHITOBA, SHIGEO			
	Office Action Summary	Examiner	Art Unit			
		Long Nguyen	2816			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
THE I - External after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR REPLIMAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or the to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	ely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).			
1)⊠	Responsive to communication(s) filed on 27 i	December 2001 .				
2a) <u></u> □	This action is FINAL . 2b)⊠ Th	nis action is non-final.				
3)□	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
	on of Claims					
•	Claim(s) <u>1-26</u> is/are pending in the application					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
-	Claim(s) <u>16-26</u> is/are allowed.					
	Claim(s) <u>1-6 and 9-13</u> is/are rejected.					
·	Claim(s) <u>7,<i>8</i>,14 and 15</u> is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) ☑ The drawing(s) filed on <u>27 December 2001</u> is/are: a) ☐ accepted or b) ☑ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner. If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)□ Some * c)□ None of:						
/-	1.⊠ Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No.					
	3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
 a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 						
Attachment(s)						
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) <u>2</u>	5) Notice of Informal P	(PTO-413) Paper No(s) Patent Application (PTO-152)			
	· · · · · · · · · · · · · · · · · · ·					

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the driving circuit in which at least one of the first current mirror circuit and the second current mirror circuit has a base current compensating circuit and wherein the power supply terminal is pulled out from a center of the common power supply line as recited in claim 7, wherein the power supply terminal is pulled out from a plurality of positions of the common power supply line as recited in claim 8, wherein the ground terminal is pulled out from a center of the common ground line as recited in claim 14, and wherein the ground terminal is pulled out from a plurality of positions of the common ground line as recited in claim 15 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Objections

2. Claims 5, 12, 20 and 25 are objected to because of the following informalities: in each of these claims, "said first" on line 2 should be changed to --said first current mirror-- (see specification, lines 22-27 on page 20, lines 2-7 on page 23 and lines 13-22 on page 28).

Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- 4. Claims 1-4, 6, 9-11 and 13 are rejected under 35 U.S.C. 102(e) as being anticipated by Geysen (USP 6,229,376).

With respect to claim 1, the Geysen reference discloses a circuit (either Figure 2 or Figure 6, lines 3-19 of Col. 3, lines 49-51 of Col. 7, and also lines 35-39 of Col. 8) which includes: a first current mirror circuit (110, 120, 130 and 140 in Figure 2, or 110', 120', 130' and 140' in Figure 6) which outputs a plurality of output currents (at the collectors of transistors 120 or 120', 130 and 140 in Figure 2; or at the drains of transistors 120', 130' and 140' in Figure 6), each of which corresponds to a reference current (current input 100, and see lines 49-51 of Col. 7); and a second current mirror circuit (170 and 180 in Figure 2, or 170' and 180' in Figure 6) which converts a polarity of an output current (the current at collector of transistor 140 in Figure 2, or 140' in Figure 6) of said first current mirror circuit and outputs the converted output current (at the collector of transistor 180 in Figure 2, or at the drain of transistor 180' in Figure 6), see Col. 11, lines 43-63.

Art Unit: 2816

With respect to claim 2, Figure 2 of the Geysen reference shows that the first current mirror circuit (110, 120, 130 and 140 in Figure 2; or 110', 120', 130' and 140' in Figure 6) includes: a reference current input terminal (100) to which said reference current is supplied (lines 49-51 of Col. 7, and lines 46-48 of Col. 11); a power supply terminal (Vcc) to which power is supplied (Vcc); a first circuit (110 in Figure 2, or 110' in Figure 6) provided between said reference current input terminal (100) and said power supply terminal (Vcc), to determine said plurality of output currents; a common power supply line (the line connecting the emitters of transistors 110, 120, 130 and 140 together in Figure 2; or the line connecting the drains of transistors 110', 120', 130' and 140' together in Figure 6) which extends from said power supply terminal (Vcc); a plurality of output terminals (150 and 160); a plurality of second circuits (120 and 130 in Figure 2, or 120' and 130' in Figure 6) provided between said common power supply line and said plurality of output terminals, to output a part of said plurality of output currents determined by said first circuit through said plurality of output terminals (150 and 160 in Figure 2, or 150' and 160' in Figure 6); and a third circuit (140 in Figure 2 or 140' in Figure 6) provided at a next stage of said plurality of second circuits (120 and 130 in Figure 2, or 120' and 130' in Figure 6) as said final stage (140 in Figure 2, or 140' in Figure 6) of said first current mirror circuit, to output said output current (at the collector of transistor 140 in Figure 2, or at the drain of transistor 140' in Figure 6) determined by said first circuit.

With respect to claim 3, the second current mirror circuit converts the polarity of the output current (at the collector of transistor 140 in Figure 2, or at the drain of transistor 140' in Figure 6) outputted from the third circuit (140 in Figure 2 or 140' in Figure 6) and outputs said

Art Unit: 2816

converted output current (at the collector of transistor 180 in Figure 2, or at the drain of transistors 180' in Figure 6) through a reference current output terminal (230).

With respect to claim 4, Figure 2 of the Geysen reference shows that the first circuit (110), said second circuits (120, 130) and said third circuit (140) included in said first current mirror circuit (110, 120, 130 and 140) are constituted by PNP transistors, and the second current mirror circuit (170, 180) is constituted by NPN transistors.

With respect to claim 6, Figure 6 of the Geysen reference discloses that the first circuit (110'), said second circuits (120', 130') and the third circuit (140') included in said first current mirror circuit (110', 120', 130' and 140') are constituted by P-channel MOS transistors, and said second current mirror circuit (170', 180') is constituted by N-channel MOS transistors.

With respect to claim 9, as discussed on lines 35-39 of Col. 8 of the Geysen reference, the PNP and NPN transistors in Figure 2 can be changed to NPN and PNP transistors (reversed Figure 2), respectively (i.e., PNP transistors 110, 120, 130 and 140 in Figure 2 are changed to NPN transistors, and NPN transistors 170, 180, 190 and 200 in Figure 2 are changed to PNP transistors); the ground terminal in Figure 2 is changed to the power supply Vcc terminal; and the power supply Vcc terminal in Figure 2 is changed to the ground terminal. Similarly, the P-channel and N-channel transistors in Figure 6 are changed to the N-channel and P-channel transistors (reversed Figure 6), respectively; the ground terminal in Figure 6 is changed to the power supply Vcc terminal; and the power supply Vcc terminal in Figure 6 is changed to the ground terminal. Thus, claim 9 is rejected for the similar reasons as claim 2, e.g., the first current mirror circuit (110, 120, 130 and 140 in the reversed Figure 2, see lines 35-39 of Col. 8; or 110', 120', 130' and 140' in the reversed of Figure 6, see lines 35-39 of Col. 8) including: a

Art Unit: 2816

reference current input terminal (100) to which said reference current is supplied (lines 49-51 of Col. 7, and lines 46-48 of Col. 11); a ground terminal (ground) which is connected to a ground; a first circuit (110 in the reversed Figure 2, or 110' in the reversed Figure 6) provided between the reference current input terminal (100) and the ground terminal (ground), to determine said plurality of output currents; a common ground line (the line connecting the emitters of transistors 110, 120, 130 and 140 together in the reversed Figure 2; or the line connecting the source of transistors 110', 120', 130' and 140' together in the reversed Figure 6) which extends from the ground terminal (ground); a plurality of output terminals (150 and 160); a plurality of second circuits (120 and 130 in the reversed Figure 2, or 120' and 130' in the reversed Figure 6) provided between the common ground line and the plurality of output terminals, to output a part of said plurality of output currents determined by the first circuit through the plurality of output terminals (150 and 160 in the reversed Figure 2, or 150' and 160' in the reversed Figure 6); and a third circuit (140 in the reversed Figure 2 or 140' in the reversed Figure 6) provided at a next stage of the plurality of second circuits (120 and 130 in the reversed Figure 2, or 120' and 130' in the reversed Figure 6) as the final stage (140 in the reversed Figure 2, or 140' in the reversed Figure 6) of the first current mirror circuit, to output the output current (at the collector of transistor 140 in the reversed Figure 2, or at the drain of transistor 140' in the reversed Figure 6) determined by said first circuit.

With respect to claim 10, the second current mirror circuit converts the polarity of the output current (at the collector of transistor 140 in the reversed Figure 2, or at the drain of transistor 140' in the reversed Figure 6) outputted from the third circuit (140 in the reversed Figure 2 or 140' in the reversed Figure 6) and outputs the converted output current (at the

Art Unit: 2816

collector of transistor 180 in the reversed Figure 2, or at the drain of transistors 180' in the reversed of Figure 6) through a reference current output terminal (230).

With respect to claim 11, the reversed Figure 2 (lines 35-39 of Col. 8) as discussed above with regard to claim 9, meets the limitation in claim 11 that the first circuit (110), said second circuits (120, 130) and said third circuit (140) included in the first current mirror circuit (110, 120, 130 and 140) are constituted by NPN transistors, and the second current mirror circuit (170, 180) is constituted by PNP transistors.

With respect to claim 13, the reversed Figure 6 (lines 35-39 of Col. 8) as discussed above with regard to claim 9, meets the limitation in claim 13 that the first circuit (110'), said second circuits (120', 130') and the third circuit (140') included in said first current mirror circuit (110', 120', 130' and 140') are constituted by N-channel MOS transistors, and said second current mirror circuit (170', 180') is constituted by P-channel MOS transistors.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 5 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Geysen (USP 6,229,376) in view of Kipnis (USP 6,326,836).

With respect to claim 5, Figure 2 of the Geysen reference, as discussed above with regard to claims 1-4, discloses all the limitations of this claim except for the limitation that at least one of the first current mirror circuit and the second current mirror circuit has a base current

Art Unit: 2816

compensation circuit. However, the Kipnis reference discloses that each of the current mirror circuits in Figure 2 includes a current compensation circuit (i.e., current mirror circuit 203, 205 and 207 including a current compensation circuit 205; current mirror circuit 209, 211 and 213 including a current compensation circuit 211; and current mirror circuit 215, 217 and 219 including a current compensation circuit 217) for the purpose of preventing excessive loading of the base connections of the transistors in the current mirror circuit (Col. 1, lines 36-62).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to provide each of the first and second current mirror circuits in Figure 2 of the Geysen reference with a base current compensation circuit for the purpose of preventing excessive loading of the base connections of the transistors in each of the current mirror circuits.

With respect 12, the reversed Figure 2 of the Geysen reference, as discussed above with regard to claims 9-11, discloses all the limitations of this claim except for the limitation that at least one of the first current mirror circuit and the second current mirror circuit has a base current compensation circuit. However, the Kipnis reference discloses that each of the current mirror circuits in Figure 2 includes a current compensation circuit (i.e., current mirror circuit 203, 205 and 207 including a current compensation circuit 205; current mirror circuit 209, 211 and 213 including a current compensation circuit 211; and current mirror circuit 215, 217 and 219 including a current compensation circuit 217) for the purpose of preventing excessive loading of the base connections of the transistors in the current mirror circuit (Col. 1, lines 36-62).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to provide each of the first and second current mirror circuits in the reversed Figure 2 of the Geysen reference with a base current compensation circuit, again for the purpose

Art Unit: 2816

of preventing excessive loading of the base connections of the transistors in each of the current mirror circuits.

Allowable Subject Matter

7. Claims 16-26 are allowed.

Claim 16 is allowed because the prior art of record does not disclose or suggest a constant driving apparatus comprising a plurality of driving circuits connected through terminals in series, wherein each of the driving circuits includes a first current mirror circuit which outputs a plurality of plurality of output currents, each of which corresponds to a reference current, and a second current mirror circuit which converts a polarity of an output current outputted from a final stage of the first current mirror circuit and outputs the converted output current.

Claims 17-26 are allowed because they depend on claim 16.

8. Claims 7, 8, 14 and 15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim 7 would be allowed because the prior art of record does not disclose or suggest that at least one of the first current mirror circuit and the second current mirror circuit has a base current compensating circuit and wherein the power supply terminal is pulled out from a center of the common power supply line.

Claim 8 would be allowed because the prior art of record does not disclose or suggest that at least one of the first current mirror circuit and the second current mirror circuit has a base current compensating circuit and wherein the power supply terminal is pulled out from a plurality of positions of the common power supply line.

Art Unit: 2816

Claim 14 would be allowed because the prior art of record does not disclose or suggest that at least one of the first current mirror circuit and the second current mirror circuit has a base current compensating circuit and wherein the ground terminal is pulled out from a center of the common ground line.

Claim 15 would be allowed because the prior art of record does not disclose or suggest that at least one of the first current mirror circuit and the second current mirror circuit has a base current compensating circuit and wherein the ground terminal is pulled out from a plurality of positions of the common ground supply line.

Conclusion

- 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directly to Examiner Long Nguyen whose telephone number is (703) 308-6063. The Examiner can normally be reached on Monday to Friday from 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached at (703) 308-4876. The fax number for this group is (703) 872-9318. The After Final fax number is (703) 872-9319.

Any inquiry of general nature or relating to the status of this application or proceeding should be directed to the group receptionist whose telephone number is (703) 308-0956.

September 23, 2002

Long Nguyen

Art Unit: 2816